The C441 Silicon Controlled Rectifier is designed for phase control applications. This is an all-diffused Press-Pak device employing the field-proven amplifying gate.

FEATURES:
- High di/dt Ratings
- High dv/dt Capability with Selections Available
- Excellent Surge and $I^2t$ Ratings Providing Easy Fusing
- Guaranteed Maximum Turn-Off Time with Selections Available
- Rugged Hermetic Glazed Ceramic Package Having 1" Creepage Path

IMPORTANT: Mounting instructions on the last page of this specification must be followed.

MAXIMUM ALLOWABLE RATINGS

<table>
<thead>
<tr>
<th>TYPE</th>
<th>REPETITIVE PEAK OFF-STATE VOLTAGE, $V_{DRM}^1$</th>
<th>REPETITIVE PEAK REVERSE VOLTAGE, $V_{RRM}^1$</th>
<th>TRANSIENT PEAK REVERSE VOLTAGE, $V_{PRM}^1$</th>
</tr>
</thead>
<tbody>
<tr>
<td>C441PC</td>
<td>1300 Volts</td>
<td>1300 Volts</td>
<td>1470 Volts</td>
</tr>
<tr>
<td>C441PD</td>
<td>1400</td>
<td>1400</td>
<td>1580</td>
</tr>
<tr>
<td>C441PE</td>
<td>1500</td>
<td>1500</td>
<td>1700</td>
</tr>
<tr>
<td>C441PM</td>
<td>1600</td>
<td>1600</td>
<td>1790</td>
</tr>
<tr>
<td>C441PS</td>
<td>1700</td>
<td>1700</td>
<td>1920</td>
</tr>
<tr>
<td>C441PN</td>
<td>1800</td>
<td>1800</td>
<td>2040</td>
</tr>
</tbody>
</table>

1 Half sinewave waveform, 10 msec max. pulse width.

Average On-State Current, $I_{T(AV)}$ ........................................... Depends on Conduction Angle (See Charts 1 and 2)
Peak One-Cycle Surge (Non-Repetitive) On-State Current, $I_{TSM}$ (60 Hz) ........................................... 11,000 Amperes
Peak One-Cycle Surge (Non-Repetitive) On-State Current, $I_{TSM}$ (50 Hz) ........................................... 10,000 Amperes
Critical Rate-of-Rise of On-State Current (Non-Repetitive)$^1$ ........................................... 150 A/μs
Critical Rate-of-Rise of On-State Current (Repetitive)$^1$ ........................................... 75 A/μs
$I^2t$ (for fusing) (for times $\geqslant$ 1.5 milliseconds) See Figure 7 ........................................... 280,000 (RMS Ampere)$^2$ Seconds
$I^2t$ (for fusing) (at 8.3 milliseconds)  ........................................... 500,000 (RMS Ampere)$^2$ Seconds
Peak Gate Power Dissipation, $P_{GM}$ ........................................... 200 Watts @ 40 μsec Pulse
Average Gate Power Dissipation, $P_{G(AV)}$ ........................................... 5 Watts
Storage Temperature, $T_{s(t)}$ ........................................... -40°C to +150°C
Operating Temperature, $T_J$ ........................................... -40°C to +125°C
Mounting Force Required ........................................... 3000 Lbs. – 3500 Lbs.
13.3 Kn – 15.6 Kn

NOTE:
$^1$ di/dt ratings established in accordance with EIA-NEMA Standard RS-397, Section 5.2.2.6 for conditions of $V_{DRM} \leq 1300V$; 20 volts, 20 ohms gate trigger source with 0.5 μs short circuit trigger current rise time.

175 GREAT VALLEY PKWY., MALVERN, PA 19355, USA 8/02/2001
# CHARACTERISTICS

<table>
<thead>
<tr>
<th>TEST</th>
<th>SYMBOL and UNITS</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNITS</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Repetitive Peak Reverse and Off-State Currents</td>
<td>$I_{RRM}$ and $I_{DRM}$</td>
<td>10</td>
<td>15</td>
<td></td>
<td>mA</td>
<td>$T_J = +25^\circ C$, $V = V_{DRM} = V_{RRM}$</td>
</tr>
<tr>
<td>Repetitive Peak Reverse and Off-State Current</td>
<td>$I_{RRM}$ and $I_{DRM}$</td>
<td>15</td>
<td>35</td>
<td></td>
<td>mA</td>
<td>$T_J = +125^\circ C$, $V = V_{DRM} = V_{RRM}$</td>
</tr>
<tr>
<td>Thermal Resistance</td>
<td>$R_{thc}$</td>
<td>0.04</td>
<td></td>
<td></td>
<td>°C/Watt</td>
<td>Junction-to-Case (Double-Side Cooling)</td>
</tr>
<tr>
<td>Critical Rate-of-Rise of Off-State Voltage (Higher values may cause device switching)</td>
<td>$dv/dt$</td>
<td>200</td>
<td></td>
<td></td>
<td>V/μsec</td>
<td>$T_J = +125^\circ C$, $0.8 \times V_{DRM}$ Applied, Using Linear Exponential Rising Waveform, Gate Open. Exponential $dv/dt = 0.8 \frac{V_{DRM}}{\tau}$.</td>
</tr>
</tbody>
</table>

Higher minimum $dv/dt$ selection available – consult factory.

<table>
<thead>
<tr>
<th>DC Holding Current</th>
<th>$I_H$</th>
<th>500</th>
<th></th>
<th>mADC</th>
<th>$T_C = +25^\circ C$, Anode Supply = 24 Vdc, Initial On-State Current = 2 Amps.</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Latching Current</td>
<td>$I_L$</td>
<td>.25</td>
<td></td>
<td>Adc</td>
<td>$T_C = +25^\circ C$, Anode Voltage = 24 Vdc, Load Resistance 12 Ohms Max.</td>
</tr>
<tr>
<td>Turn-On Delay Time</td>
<td>$t_d$</td>
<td>0.7</td>
<td></td>
<td>μsec</td>
<td>$T_C = +25^\circ C$, $I_T = 50$ Adc. Gate Supply: 20 Volts, 20 Ohms, 0.1 μsec max. rise time</td>
</tr>
<tr>
<td>Gate Pulse Width Necessary to Trigger</td>
<td></td>
<td>10</td>
<td></td>
<td>μsec</td>
<td>$T_C = +25^\circ C$, Gate Supply: 10 Volt Open Circuit, 5 Ohms, 0.1 μsec rise time</td>
</tr>
<tr>
<td>DC Gate Trigger Current See Figure 10 for Recommended Gate Drive Conditions</td>
<td>$I_GT$</td>
<td>150</td>
<td></td>
<td>mADC</td>
<td>$T_C = +25^\circ C$, $V_D = 6$ Vdc, $R_L = 3$ Ohms</td>
</tr>
<tr>
<td>DC Gate Trigger Voltage See Figure 10</td>
<td>$V_{GT}$</td>
<td>5</td>
<td></td>
<td>Vdc</td>
<td>$T_C = -40^\circ C$, $V_D = 6$ Vdc, $R_L = 3$ Ohms</td>
</tr>
<tr>
<td></td>
<td></td>
<td>.15</td>
<td></td>
<td></td>
<td>$T_C = +125^\circ C$, $V_D = 6$ Vdc, $R_L = 3$ Ohms</td>
</tr>
<tr>
<td></td>
<td></td>
<td>125</td>
<td></td>
<td></td>
<td>$T_C = +125^\circ C$, $V_D = 6$ Vdc, $R_L = 3$ Ohms</td>
</tr>
<tr>
<td>Peak On-State Voltage</td>
<td>$V_{TM}$</td>
<td>2.0</td>
<td></td>
<td>Volts</td>
<td>$T_C = +25^\circ C$, $I_T = 30$00 Amps. Peak. Duty Cycle ≤ 0.01%</td>
</tr>
</tbody>
</table>
| Circuit Commutated Turn-Off Time | $t_q^*$ | 125 |    | μsec | (1) $T_C = +125^\circ C$  
(2) $I_T = 500$ Amps  
(3) $V_R = 50$ Volts Min.  
(4) $0.8 \times V_{DRM}$ Reapplied  
(5) Rate-of-Rise of Reapplied Off-State Voltage = 20 V/μsec (linear).  
(6) Commutation $di/dt = 25$ Amps/μsec  
(7) Repetition Rate = 1 pps  
(8) Gate Bias During Turn-Off Interval = $0$ Volts, 100 Ohms |

*Contact factory for maximum $t_q$ specification.
1. MAXIMUM ALLOWABLE CASE TEMPERATURE FOR SINUSOIDAL CURRENT WAVEFORM – DOUBLE-SIDE COOLED

2. MAXIMUM ALLOWABLE CASE TEMPERATURE FOR RECTANGULAR CURRENT WAVEFORM – DOUBLE-SIDE COOLED

3. MAXIMUM ON-STATE POWER DISSIPATION FOR SINUSOIDAL CURRENT WAVEFORM

4. MAXIMUM ON-STATE POWER DISSIPATION FOR RECTANGULAR CURRENT WAVEFORM

5. MAXIMUM RECTANGULAR ON-STATE CURRENT VS. AMBIENT TEMPERATURE WHEN USED WITH VARIOUS HEAT EXCHANGERS

6. MAXIMUM HALF SINEWAVE ON-STATE CURRENT VS. AMBIENT TEMPERATURE WHEN USED WITH VARIOUS HEAT EXCHANGERS
7. SUB-CYCLE SURGE (NON-REPEETITIVE) ON-STATE AND I^2t RATING

8. MAXIMUM ON-STATE CHARACTERISTICS

9. TRANSIENT THERMAL IMPEDANCE – JUNCTION-TO-CASE (DOUBLE-SIDE COOLED)

NOTES:
1. Maximum allowable average gate dissipation = 5 watts.
2. The locus of possible DC trigger points lies outside the boundaries shown at various case temperatures.
3. Tp = Rectangular Gate Current Pulse Width.

10. GATE TRIGGERING CHARACTERISTICS

11. MAXIMUM ALLOWABLE SURGE (NON-REPEETITIVE) ON-STATE CURRENT

175 GREAT VALLEY PKWY., MALVERN, PA 19355, USA 08/02/2001
SUGGESTED MOUNTING METHODS FOR PRESS-PAK TO HEAT DISSIPATORS

When the Press-Pak is assembled to a heat sink in accordance with the following general instructions, a reliable and low thermal interface will result.

1. Check each mating surface for nicks, scratches, flatness and surface finish. The heat dissipator mating surface should be flat within .0005 inch/inch and have a surface finish of 63 micro-inches.

2. It is recommended that the heat dissipator mounting surfaces be plated with nickel, tin, or silver. Bare aluminum or copper surfaces will oxidize in time resulting in excessively high thermal resistance.

3. Sand each surface lightly with 600 grit paper just prior to assembly. Clean off and apply silicon oil (GE SF1154, 200 centistoke viscosity) or silicone grease (GE G322L or Dow Corning DC 3, 4, 340 or 640). Clean off and apply again as a thin film. (A thick film will adversely affect the electrical and thermal resistances.)

4. Assemble with the specified mounting force applied through a self-leveling, swivel connection. The force has to be evenly distributed over the full area. Center holes on both top and bottom of the Press-Pak are for locating purposes only.

HEAT SINK SELECTION MADE EASY

The C441 specification sheet marks the introduction of two new characteristic curves which should greatly facilitate heat sink selection. Figures 5 and 6 plot allowable average current versus ambient temperature and case-to-ambient thermal resistance for the two most frequently encountered waveforms, 1/3 duty cycle rectangular current and 180° sinusoidal current waveforms. As soon as the average forward current and maximum ambient temperature are known, the designer can specify a heat sink thermal resistance. Note that the graphs span the range of heat sinks from water-cooled \( R_{\theta CA} = 0.3^\circ C/W \) to free-air convection \( R_{\theta CA} = 0.3^\circ C/W \). It is possible to linearly interpolate between the curves for \( R_{\theta CA} \).

These curves have been derived from the following basic equation:

\[
T_J = T_A + P_{AVG} \times R_{\theta JA}
\]

where:

\[
T_J = 125^\circ C
\]

For increased reliability, the usual practice is to derate \( T_J \) 15-30 degrees. Figures 5 and 6 can perform this function by the simple expedient of raising \( T_A \) by a like amount.

175 GREAT VALLEY PKWY., MALVERN, PA 19355, USA 08/02/2001